simon987/Much-Assembly-Required
1
0
Fork 0
mirror of https://github.com/simon987/Much-Assembly-Required.git synced 2025-04-18 02:06:43 +00:00
Code Issues Projects Releases Wiki Activity

Fix links

Jordi Pakey-Rodriguez 2018-01-02 13:07:54 -06:00
parent 6be0de08f7
commit 79fa1e9f2d
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
Instruction-Set.md

@ -173,7 +173,7 @@ destination = destination & source
destination = destination | source
```
### SHL (Shift Logical Left)
### SHL
#### Details
| mnemonic | opcode | operands | carry | zero | sign | overflow | break |
| -------- | ------ | -------- | ----- | ---- | ---- | -------- | ----- |
@ -181,7 +181,7 @@ destination = destination | source
| | | `count` : `reg` / `mem` / `imm` |
#### Description
`SHL` shifts the bits of the destination operand upward (toward the
`SHL` (Shift Logical Left) shifts the bits of the destination operand upward (toward the
most significant bit) by the number of bit positions specified in
the second operand (`count`). As bits are transferred out of the
left (high-order) end of the destination, zero bits are shifted
@ -194,7 +194,7 @@ The carry flag (CF) is set equal to the last bit shifted out of the left end.
destination = destination << count
```
### SHR (Shift Logical Right)
### SHR
#### Details
| mnemonic | opcode | operands | carry | zero | sign | overflow | break |
| -------- | ------ | -------- | ----- | ---- | ---- | -------- | ----- |
@ -202,9 +202,9 @@ destination = destination << count
| | | `count` : `reg` / `mem` / `imm` |
#### Description
SHR shifts the bits of the destination operand downward (toward
`SHR` (Shift Logical Right) shifts the bits of the destination operand downward (toward
the least significant bit) by the number of bit positions
specified in the second operand (count). As bits are transferred
specified in the second operand (`count`). As bits are transferred
out of the right (low-order) end of the destination, zero bits are
shifted into the left (high-order) end.
@ -213,14 +213,14 @@ SHR shifts the bits of the destination operand downward (toward
destination = destination >> count
```
### HWI (Hardware Interrupt)
### HWI
#### Details
| mnemonic | opcode | operands | carry | zero | sign | overflow | break |
| -------- | ------ | -------- | ----- | ---- | ---- | -------- | ----- |
| `HWI source` | `0x09` | `source` : `reg` / `mem` / `imm` | `-` | `-` | `-` | `-` | `-` |
#### Description
`HWI` triggers an [Hardware Interrupt](https://github.com/simon987/Much-Assembly-Required/wiki/Hardware). `source` should be the address of the harware device. This is differnt from the RAM memory addresses. See the documentation of the hardware devices to see what an `HWI` does for each device.
`HWI` triggers a [Hardware Interrupt](https://github.com/simon987/Much-Assembly-Required/wiki/Hardware). `source` should be the address of the harware device. This is differnt from the RAM memory addresses. See the documentation of the hardware devices to see what an `HWI` does for each device.
### JMP
#### Details