simon987/Much-Assembly-Required
1
0
Fork 0
mirror of https://github.com/simon987/Much-Assembly-Required.git synced 2025-04-24 13:05:51 +00:00
Code Issues Projects Releases Wiki Activity

Revert 4f71bf6ee70ad6a33d70f5d4d2090e046229ace9...130649af3e03a458dd6b632f4893f1b51a5e17c3 on Instruction Set

Ethan Lafrenais 2017-12-28 14:13:38 -05:00
parent 459fd078d0
commit 36529de7d3
1 changed files with 1 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
Instruction-Set.md

@ -38,19 +38,4 @@
*NEG instruction: CF is set to 0 if destination=0 *NEG instruction: CF is set to 0 if destination=0
### Instruction encoding ### Instruction encoding
Instructions are 1-3 words long and are fully defined by the first word. WIP
In a basic instruction, the lower 6 bits of the first word of the instruction
are the opcode, and the remaining 12 bits are split into a 5 bit destination operand
and a 5 bit source operand.
In bits, a basic instruction has the format: `sssssdddddoooooo`
Operand value:
| Description | Value |
| --- | --- |
| Invalid or none | `00000` |
| Immediate value at IP+1 | `11111` |
| [Immediate value at IP+1] | `11110` |
| Register | `00001`-`01000` |
| [Register] | `01001`-`10000` |
| Register + Immediate value at IP+1 | `10001`-`11000` |